
FOUNDATIONS OF DIGITAL ELECTRONICS

Elijah Mwangi





University of Nairobi

Contents

Prefaceix						
Acknowledgements xiii						
1:	Nun	mber Systems and Codes1				
	1.1	The binary number system	1			
	1.2	Unsigned binary arithmetic	5			
	1.3	Signed binary arithmetic	7			
	1.4	The octal number system	3			
	1.5	The hexadecimal number system	6			
,	1.6	Number codes)			
	1.7	Character codes	7			
	1.8	Floating point numbers	9			
	1.9	Problems	1			
2:	Bas	ic Combinational Logic Circuits35	5			
	2.1	Elements of Boolean algebra	5			
	2.2	Karnaugh maps	9			
	2.3	Sum-of-products form	7			
	2.4	Product-of-sums form	3			
	2.5	Logic gates	C			
	2.6	NAND-NAND implementation	3			
	2.7	NOR-NOR implementation	5			
	2.8	Logic hazards	3			
	2.9	Problems 59	9			

3:	Log	gic Families	63
	3.1	Classification of logic families	63
	3.2	Transistor-Transistor logic	64
	3.3	Emitter coupled logic	80
	3.4	The MOS logic family	86
	3.5	Interfacing	97
	3.6	Wired logic	. 100
	3.7	Problems	. 101
4:	Con	nbinational Logic Modules	107
	4.1	Multiplexers	. 107
	4.2	Demultiplexers	. 116
	4.3	Decoders	. 118
	4.4	Encoders	. 121
	4.5	Magnitude comparators	. 125
	4.6	Adders	129
	4.7	The arithmetic and logic unit	135
	4.8	Code converters	137
	4.9	Parity generators and detectors	139
	4.10	Problems	142
5:	Flip	o-Flops	145
	5.1	The Latch	145
	5.2	The SR flip-flop	146
	5.3	The JK flip-flop	153
	5.4	The D flip-flop	160
	5.5	The T flip-flop	164
	5.7	Problems	171
6:	Cou	unters	175
	6.1	General counter design principles	175
	6.2	Synchronous binary counters	183
	63	Non hinary synchronous countars	180

	6.4	Ripple counters	193
	6.5	Problems	197
7.	Ch:£	t Dogistovs	201
7:		t Registers	
	7.1	Shift register operation modes	
	7.2	The universal shift register	
	7.3	Shift register counters	
	7.4	Shift register arithmetic circuits	
	7.5	Linear shift register sequence generators	
	7.6	Problems	218
8:	Sem	niconductor Memories	221
	8.1	Read only memories	222
	8.2	Random access memories	234
	8.3	Sequential memories	247
	8.4	Memory expansion	253
	8.5	Problems	255
9:	Pro	grammable Logic Devices	259
-	9.1	Programmable logic array	
	9.2	Programmable array logic	261
	9.3	Generic array logic	268
	9.5	Combinational logic implementation	276
	9.6	Sequential logic implementation	279
	9.7	Problems	282
10:	IEF	EE/ANSI Symbols	285
100	10.1	General concepts	
	10.2	The basic logic gates	
	10.3	Binary decoders	
	10.4	Demultiplexer	
	10.5	Multiplexers	
	10.6	Magnitude comparators	295

Inde	×		319		
Bibl	iogra	phy	317		
Answers to Odd Numbered Problems305					
	10.12	Problems	. 302		
	10.11	Memory devices	. 300		
	10.10	Shift registers	. 298		
	10.9	Counters	. 297		
	10.8	Flip-flops	. 296		
	10.7	Adders	. 295		

Preface

This text is a product of lectures conducted by the author for undergraduate students in the Department of Electrical and Electronic Engineering at the University of Nairobi and at the School of Electrical and Electronic Engineering at the University of Natal. It covers the necessary foundation topics in both combinational and sequential logic design. The text is enhanced by an intensive presentation of the operating principles and characteristics of logic families. The material in this book has been used successfully as a first course in Digital Electronics for students with a basic understanding of electric circuits and semiconductor physics. The text will be of interest to undergraduate students in Physics and in Computer Science. It is also expected that diploma students taking the Electrical and Electronic Engineering course in polytechnics and other institutions will find the text extremely useful.

The chapter-by-chapter contents of the book are described below:

Chapter 1: Number Systems and Codes. This chapter presents the binary number system. It includes both the signed and the unsigned number schemes and the associated arithmetic operations. The chapter also presents the Octal and the Hex number systems, and the number codes such as the Gray, Excess-3, and the BCD. Popular character codes such as the ASCII, and the EBCDIC formats are described. A brief presentation of the floating point format is also given.

Chapter 2: Basic Combinational Logic Circuits. The chapter opens with a discussion on the elements of Boolean algebra and the application to simple switching circuits. The Karnaugh map is an established method of simplifying logic expressions and hence useful in the synthesis of logic circuits. It is given a detailed presentation in this chapter. The formulation of logic expressions as either sum-of-products or product-of-sums, which leads to NAND-NAND or to NOR-NOR implementation are given adequate coverage. A simple method of removing logic hazards is presented.

Chapter 3: Logic Families. The three main families of interest here are the TTL, ECL, and CMOS. Each of these families, and in some cases the sub-families too, is presented through the analysis of the circuits at the component level. The characteristics of the families in terms of power dissipation, propagation delay, fabrication density, logic levels, noise margins, and fan-out, are presented so as to give a basis for comparison between the three families. The interfacing of CMOS to TTL and TTL to CMOS is also covered.

Chapter 4: Combinational Logic Modules. This chapter provides a detailed coverage of combinational logic modules such as multiplexers, demultiplexers, decoders, encoders,

magnitude comparators, adders, code converters, and parity devices. The gate level implementation of each of these modules is presented so as to give a clear understanding of the operating principles. The implementation of higher capacity modules from lower capacity devices is discussed using several examples. The use of these devices in logic design is presented throughout the chapter.

Chapter 5: Flip-flops. In this chapter, the flip-flops, which are regarded as one of the basic building blocks for sequential logic circuits, are presented. The gate level circuits of the SR, JK, D, and T flip-flops are analysed. The use of characteristic tables, excitation tables, and state diagrams in the description of flip-flops is discussed with the aid of several examples. Two flip-flop applications, i.e. registers and counters, that are extensively discussed in later chapters are introduced.

Chapter 6: Counters. The chapter opens with a general description of a state machine using a state diagram. The design method presented here is based on the translation of the state diagram into a state table followed by deduction of an excitation table from the state diagram. The Boolean functions that describe the sequential circuit are obtained from the excitation table. This procedure is used for both Mealy and Moore state machines. The design of synchronous counters and the ripple counters is also discussed.

Chapter 7: Shift Registers. In this chapter, shift registers are introduced as sequential circuits realised from flip-flop elements. In particular, the following types of shift registers are presented: serial input, parallel-input, and the universal shift register. In addition, the Johnson shift register counter and the ring shift registers counter are discussed. A discussion of the use of shift registers in arithmetic circuits and in the generation of sequences is also included in the chapter.

Chapter 8: Semiconductor Memories. An introduction to semiconductor memories, and the basis of classification of memory types is given. The internal configuration and functional behaviour of the various devices are discussed. The timing diagrams form a central part of the presentation of the operating principles of these devices. The chapter assumes a good understanding of the material covered in Chapter 3 on logic families.

Chapter 9: Programmable Logic Devices. This chapter introduces Programmable Logic Devices (PLDs) which have now become an established method of digital systems design. In the chapter, simple programmable devices that can be used to replace many of the combinational and sequential logic modules discussed in Chapter 4, Chapter 6, and Chapter 7 of the book. Emphasis is on PALs and GALs and the use of ABEL hardware descriptive language in the design of a digital system.

Chapter 10: IEEE/ANSI Logic Symbols. The standard logic symbols, as approved by the Institute of Electrical and Electronic Engineers (IEEE) and the American National Standards Institute (ANSI) are presented. The discussion includes basic gates, decoders, multiplexers, demultiplexers, adders, comparators, flip-flops, registers, counters, and memory devices. The material in this chapter aims to help the reader in identifying and using various components that are found in design data books and catalogues.

Course Organisation

The material in this book can be presented as a course for one semester if teaching is done for four hours per week. A shorter 10 days course can also be offered if lectures are held for six hours per day. If the students have a prior understanding of number systems and codes, then the material in Chapter 1 can be omitted or assigned for self-study for those who may wish to review concepts. The contents of Chapter 3 on logic families can be taught much later as long as the presentation is given before the contents of Chapter 8 on semiconductor memories. It is also possible to skip most of the contents in logic families especially for students of computer science.

There are several worked examples in every chapter. These examples together with the end-of-chapter problems serve to strengthen understanding of the subject matter. It is therefore recommended that all the problems should be attempted. The instructor can also use some of the problems as the basis of laboratory experiments. The answers to odd numbered end-of-chapter problems are also given. Instructors who adopt this text can obtain a complete set of solutions from the author through the publisher. A list of recommended books for further reading is given in the bibliography.